

#### CLAIMS

# in U.S. Patent Application Entitled

### INVERTER POWER SUPPLY CIRCUIT

### 1. And arrangement comprising:

a source operative to provide a DC voltage at a pair of DC terminals;

inverter means connected with the DC terminals and operative to provide an inverter voltage at a pair of inverter terminals; the inverter voltage being characterized by: (i) alternating periodically at a fundamental inverter frequency; (ii) having a fundamental period; (iii) during each fundamental period, existing for a first period at a first substantially constant voltage level and for a second period at a second substantially constant voltage level; (iv) the duration of the first period being substantially equal to that of the second period; (v) the duration of the first period being longer than one fourth of the duration of the fundamental period; and (vi) the duration of the first period being substantially shorter than half of the duration of the fundamental period; and

load means connected with the inverter terminals and operative to draw a load current therefrom; the load means including an energy-storing inductor means and a gas discharge device.

- 2. The arrangement of dlaim i wherein the duration of the first period is shorter than half of the duration of the fundamental period by at least one tenth.
- 3. The arrangement of claim 1 wherein: (i) the duration of half the fundamental period is between 8 and 32 microseconds; and (ii) the duration of the first period is shorter than half of the fundamental period by at least 2 micro-seconds.
- 4. The arrangement of claim 1 wherein the inverter means includes at least one periodically conducting transistor.
- 5. The arrangement of claim 4 wherein, during each fundamental period, the periodically conducting transistor conducts in a forward direction for a fifst conduction period; the first conduction period having a duration substantially shorter than the duration of the first period.

- 6. The arrangement of claim 5 wherein the periodically conducting transistor: (i) has an emitter and a collector; and (ii) when it indeed conducts in its forward direction, it conducts current directly between its emitter and collector without causing any substantial voltage drop thereacross.
- 7. The arrangement of claim 5 wherein, during each fundamental period, the period during which the periodically conducting transistor conducts in its forward direction is shorter than the first period by at least 2 micro-seconds.
- 8. The arrangement of claim 5 wherein: (i) each fundamental period includes a first transition period during which the inverter voltage changes from its first substantially constant voltage level to its second substantially constant voltage level; (ii) the periodically conducting transistor conducts in its forward direction during part of the first period; and (iii) the periodically conducting transistor does not conduct in its forward direction during most of the first transition period.
- 9. The arrangement of claim 1 wherein the inverter voltage changes between the first voltage level and the second voltage level at a substantially uniform rate.
- 10. The arrangement of claim I wherein the load means additionally includes a capacitor means connected across the inverter terminals.
  - 11. An arrangement comprising:

a source operative to provide a DC voltage at a pair of DC terminals;

inverter mean's connected with the DC terminals and operative to provide an inverter voltage at a pair of inverter terminals; the inverter means having at least one periodically conducting transistor; the inverter voltage being characterized by: (i) alternating periodically at a fundamental inverter frequency; (ii) having a fundamental period; (iii) during each fundamental period, existing for a first period at a first substantially constant voltage level and for a second period at a second substantially constant voltage level; (iv) the duration of the first period being substantially equal to that of the second period; (v) the duration of the first period being longer than one fourth of the duration of the fundamental period; and (vi) the duration of the first period being shorter than half the duration of the fundamental period; and

load means connected with the inverter terminals and operative to draw a load current therefrom; the load means including an energy-storing inductor means and a gas discharge device; the load current flowing though the transistor—but only during a part of the first period.

## 12. An arrangement comprising:

a source operative to provide a DC voltage at a pair of DC terminals;

inverter means commected with the DC terminals and operative to provide an inverter voltage at a pair of inverter terminals; the inverter voltage being characterized by: (i) alternating periodically at a fundamental inverter frequency, (ii) having a fundamental period, (iii) during each fundamental period, existing for a first period at a first substantially constant voltage level and \tor \a second period at a second substantially constant voltage level, (iv) the duration of the first period being substantially equal to that of the second period, (v) the duration of the first period being longer than one fourth of the duration of the fundamental period, and (vi) the duration of the first period being\shorter than half the duration of the fundamental period; the inverter means including a periodically conducting transistor, which conducts current in its forward direction only during part of the first period; and

load means connected with the inverter terminals and operative to draw a load current therefrom the load means including an energy-storing inductor means and a gas discharge device.

and Bar

53 OF